On-chip Generation of Sine-wave Summing Digital Signals: an Analytic Study Considering Implementation Constraints

Type Article
Date 2018-06
Language English
Author(s) David-Grignot Stephane1, Lamlih Achraf1, 2, Belhaj Mohamed Moez1, Kerzerho Vincent1, Azais Florence1, Soulier Fabien1, Freitas Philippe1, Rouyer Tristan2, Bonhommeau SylvainORCID3, Bernard Serge1
Affiliation(s) 1 : Univ Montpellier, CNRS, LIRMM, 161 Rue Ada, F-34095 Montpellier 5, France.
2 : IFREMER, MARBEC, Ave J Monnet, F-34203 Sete, France.
3 : IFREMER, DOI, Rue J Bertho, F-97822 Le Port, France.
Source Journal Of Electronic Testing-theory And Applications (0923-8174) (Springer), 2018-06 , Vol. 34 , N. 3 , P. 281-290
DOI 10.1007/s10836-018-5710-4
WOS© Times Cited 1
Keyword(s) Harmonic cancelation, Sine-wave generation, On-chip signal generation

In the context of biosensor as much as Built-In-Self Test (BIST), on-chip sine-wave signal generation is a recurring research topic. Considering the implementation constraints, it implies a trade-off between the amount of resources and the signal quality. An attractive solution consists in combining several digital signals to build this analog sine-wave. The objective of this paper is to give an analytic study of various potential digital-based solutions. Thanks to this study, we prove that the technique consisting in setting the phase shifts and various amplitude values of the square-wave signals is the most efficient approach. This study allows the selection of the optimal square-wave signal parameters to cancel low-order harmonics of the generated signal. We proposed a solution for specification-oriented definition of the architecture

Full Text
File Pages Size Access
10 2 MB Access on demand
Author's final draft 9 635 KB Open access
Top of the page

How to cite 

David-Grignot Stephane, Lamlih Achraf, Belhaj Mohamed Moez, Kerzerho Vincent, Azais Florence, Soulier Fabien, Freitas Philippe, Rouyer Tristan, Bonhommeau Sylvain, Bernard Serge (2018). On-chip Generation of Sine-wave Summing Digital Signals: an Analytic Study Considering Implementation Constraints. Journal Of Electronic Testing-theory And Applications, 34(3), 281-290. Publisher's official version : https://doi.org/10.1007/s10836-018-5710-4 , Open Access version : https://archimer.ifremer.fr/doc/00425/53678/